exercise 1: design solo PS e AXI Timer;
exercise 2: mmult baseline
exercise 3: mmult pipelined
exercise 4: mmult con BRAM
exercise 5: mmult Unrolled
exercise 6: mmult Array Part
exercise 7: mmult Pipeline outer
exercise 8: mmult Pipeline outer 200MHz
exercise 9: mmult Pipeline outer 300MHz