c7e58843d1
Add clock, reset and power domain support for the I2C channels available on the Renesas RZ/G3S SoC. Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20240625121358.590547-2-claudiu.beznea.uj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> |
||
---|---|---|
.. | ||
clk-div6.c | ||
clk-div6.h | ||
clk-emev2.c | ||
clk-mstp.c | ||
clk-r8a73a4.c | ||
clk-r8a7740.c | ||
clk-r8a7778.c | ||
clk-r8a7779.c | ||
clk-rz.c | ||
clk-sh73a0.c | ||
Kconfig | ||
Makefile | ||
r7s9210-cpg-mssr.c | ||
r8a774a1-cpg-mssr.c | ||
r8a774b1-cpg-mssr.c | ||
r8a774c0-cpg-mssr.c | ||
r8a774e1-cpg-mssr.c | ||
r8a779a0-cpg-mssr.c | ||
r8a779f0-cpg-mssr.c | ||
r8a779g0-cpg-mssr.c | ||
r8a779h0-cpg-mssr.c | ||
r8a7742-cpg-mssr.c | ||
r8a7743-cpg-mssr.c | ||
r8a7745-cpg-mssr.c | ||
r8a7790-cpg-mssr.c | ||
r8a7791-cpg-mssr.c | ||
r8a7792-cpg-mssr.c | ||
r8a7794-cpg-mssr.c | ||
r8a7795-cpg-mssr.c | ||
r8a7796-cpg-mssr.c | ||
r8a77470-cpg-mssr.c | ||
r8a77965-cpg-mssr.c | ||
r8a77970-cpg-mssr.c | ||
r8a77980-cpg-mssr.c | ||
r8a77990-cpg-mssr.c | ||
r8a77995-cpg-mssr.c | ||
r9a06g032-clocks.c | ||
r9a07g043-cpg.c | ||
r9a07g044-cpg.c | ||
r9a08g045-cpg.c | ||
r9a09g011-cpg.c | ||
rcar-cpg-lib.c | ||
rcar-cpg-lib.h | ||
rcar-gen2-cpg.c | ||
rcar-gen2-cpg.h | ||
rcar-gen3-cpg.c | ||
rcar-gen3-cpg.h | ||
rcar-gen4-cpg.c | ||
rcar-gen4-cpg.h | ||
rcar-usb2-clock-sel.c | ||
renesas-cpg-mssr.c | ||
renesas-cpg-mssr.h | ||
rzg2l-cpg.c | ||
rzg2l-cpg.h |