5d9b4b19f1
If using 64-bit PTEs and 4K pages then each page table has 512 entries (as opposed to 1024 entries with 32-bit PTEs). Unlike MIPS, SH follows the convention that all structures in the page table (pgd_t, pmd_t, pgprot_t, etc) must be the same size. Therefore, 64-bit PTEs require 64-bit PGD entries, etc. Using 2-levels of page tables and 64-bit PTEs it is only possible to map 1GB of virtual address space. In order to map all 4GB of virtual address space we need to adopt a 3-level page table layout. This actually works out better for CONFIG_SUPERH32 because we only waste 2 PGD entries on the P1 and P2 areas (which are untranslated) instead of 256. Signed-off-by: Matt Fleming <matt@console-pimps.org> Signed-off-by: Paul Mundt <lethal@linux-sh.org> |
||
|---|---|---|
| .. | ||
| asids-debugfs.c | ||
| cache-debugfs.c | ||
| cache-sh2.c | ||
| cache-sh2a.c | ||
| cache-sh3.c | ||
| cache-sh4.c | ||
| cache-sh5.c | ||
| cache-sh7705.c | ||
| cache.c | ||
| consistent.c | ||
| extable_32.c | ||
| extable_64.c | ||
| fault_32.c | ||
| fault_64.c | ||
| flush-sh4.c | ||
| hugetlbpage.c | ||
| init.c | ||
| ioremap_32.c | ||
| ioremap_64.c | ||
| Kconfig | ||
| kmap.c | ||
| Makefile | ||
| mmap.c | ||
| nommu.c | ||
| numa.c | ||
| pmb.c | ||
| tlb-pteaex.c | ||
| tlb-sh3.c | ||
| tlb-sh4.c | ||
| tlb-sh5.c | ||
| tlbflush_32.c | ||
| tlbflush_64.c | ||