Scott Wood fe04b11215 powerpc/e500mc: Implement machine check handler. ... Most of the MSCR bit assigments are different in e500mc versus e500, and they are now write-one-to-clear. Some e500mc machine check conditions are made recoverable (as long as they aren't stuck on), most notably L1 instruction cache parity errors. Signed-off-by: Scott Wood <scottwood@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>		2010-05-21 07:41:52 -05:00
..
asm	powerpc/e500mc: Implement machine check handler.	2010-05-21 07:41:52 -05:00