1
Fork 0
mirror of https://github.com/Steffo99/riscv-plus.git synced 2024-11-24 00:54:25 +00:00

Update manifest

This commit is contained in:
Steffo 2019-05-13 19:22:25 +02:00
parent 2e61883610
commit 0dcb2299ee

View file

@ -1,15 +1,25 @@
{ {
"name": "riscv-plus", "name": "riscv-plus",
"displayName": "RISC-V Assembly", "version": "0.0.2",
"description": "Alpha for RISC-V Syntax Highlighting.",
"publisher": "steffo", "publisher": "steffo",
"version": "0.0.1",
"engines": { "engines": {
"vscode": "^1.33.0" "vscode": "^1.33.0"
}, },
"license": "MIT",
"displayName": "RISC-V Assembly",
"description": "Alpha for RISC-V Syntax Highlighting.",
"categories": [ "categories": [
"Programming Languages" "Programming Languages"
], ],
"keywords": ["riscv", "assembly"],
"preview": true,
"bugs": {
"url": "https://github.com/Steffo99/riscv-plus/issues"
},
"repository": {
"type": "git",
"url": "https://github.com/Steffo99/riscv-plus"
},
"contributes": { "contributes": {
"languages": [{ "languages": [{
"id": "riscv", "id": "riscv",