steffo/riscv-plus
steffo/riscv-plus
1
Fork 0
mirror of https://github.com/Steffo99/riscv-plus.git synced 2024-10-16 14:37:34 +00:00
Code Activity
riscv-plus/README.md
Stefano Pigozzi 2e61883610 Update README
2019-05-13 19:17:08 +02:00

166 B
Raw Blame History

RISC-V Assembly

Really basic RISC-V syntax highlighting for VSC.

Propose improvements and report bugs on GitHub.